WO2025229560 - QUANTUM COMPUTING SYSTEMS AND METHODS
National phase entry is expected:
Publication Number
WO/2025/229560
Publication Date
06.11.2025
International Application No.
PCT/IB2025/054509
International Filing Date
30.04.2025
Title **
[English]
QUANTUM COMPUTING SYSTEMS AND METHODS
[French]
SYSTÈMES ET PROCÉDÉS DE CALCUL QUANTIQUE
Applicants **
QOLUMBUS SAS
Inventors
CHANG, Ti-Kai
Priority Data
63/641,547
02.05.2024
US
Application details
| Total Number of Claims/PCT | * |
| Number of Independent Claims | * |
| Number of Priorities | * |
| Number of Multi-Dependent Claims | * |
| Number of Drawings | * |
| Pages for Publication | * |
| Number of Pages with Drawings | * |
| Pages of Specification | * |
| * | |
| Number of Office Actions | * |
| * | |
International Searching Authority |
EPO
* |
| Recordal of a Change of the Applicant's Name/Address |
Change of Applicant's Name and Address
* |
| Type of Assignment |
The Standard Agent's Assignment
* |
| Applicant's Legal Status |
Legal Entity
* |
| * | |
| * | |
| * | |
| * | |
| * | |
| Entry into National Phase under |
Chapter I
* |
| Patent Delivery |
Send the Letters Patent by Courier
* |
| Translation |
|
* The data is based on automatic recognition. Please verify and amend if necessary.
** IP-Coster compiles data from publicly available sources. If this data includes your personal information, you can contact us to request its removal.
Quotation for National Phase entry
| Country | Stages | Total | |
|---|---|---|---|
| China | Filing, Examination, Granting | 3181 | |
| EPO | Filing, Examination, Granting | 32355 | |
| Japan | Filing, Examination, Granting | 3390 | |
| South Korea | Filing, Examination, Granting | 4587 | |
| USA | Filing, Examination, Granting | 12340 |
Total:
55,853
Contact Us
Abstract[English]
The present disclosure provides a (memory) system for quantum computing, comprising: at least one mediator qubit configured as a superconducting qubit; a (superconducting) transmission line resonator connected to the mediator qubit and having at least one resonator port; and at least one memory qubit, wherein the memory qubit comprises an electron spin of an impurity atom within a semiconductor substrate, the semiconductor substrate being overlaid by a barrier layer. The mediator qubit includes at least one coupling portion positioned in the vicinity of said at least one memory qubit, and wherein the mediator qubit is configured to receive a continuous voltage bias via the at least one resonator port of the transmission line resonator.[French]
La présente divulgation concerne un système (mémoire) pour le calcul quantique, comprenant : au moins un bit quantique de médiateur configuré en tant que bit quantique supraconducteur ; un résonateur de ligne de transmission (supraconducteur) connecté au bit quantique de médiateur et ayant au moins un port de résonateur ; et au moins un bit quantique de mémoire, le bit quantique de mémoire comprenant un spin électronique d'un atome d'impureté à l'intérieur d'un substrat semi-conducteur, le substrat semi-conducteur étant surmonté d'une couche barrière. Le bit quantique de médiateur comporte au moins une partie de couplage positionnée à proximité dudit au moins un bit quantique de mémoire, et le bit quantique de médiateur étant configuré pour recevoir une polarisation de tension continue par l'intermédiaire du ou des ports de résonateur du résonateur de ligne de transmission.