WO2025152140 - ARRAY SUBSTRATE AND DISPLAY APPARATUS
National phase entry is expected:
Publication Number
WO/2025/152140
Publication Date
24.07.2025
International Application No.
PCT/CN2024/073206
International Filing Date
19.01.2024
Title **
[English]
ARRAY SUBSTRATE AND DISPLAY APPARATUS
[French]
SUBSTRAT MATRICIEL ET APPAREIL D'AFFICHAGE
Applicants **
BOE TECHNOLOGY GROUP CO., LTD.
CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.
Inventors
LIU, Changchang
WANG, Zhu
SHI, Ling
Application details
| Total Number of Claims/PCT | * |
| Number of Independent Claims | * |
| Number of Priorities | * |
| Number of Multi-Dependent Claims | * |
| Number of Drawings | * |
| Pages for Publication | * |
| Number of Pages with Drawings | * |
| Pages of Specification | * |
| * | |
| Number of Office Actions | * |
| * | |
International Searching Authority |
CNIPA
* |
| Recordal of a Change of the Applicant's Name/Address |
Change of Applicant's Name and Address
* |
| Type of Assignment |
The Standard Agent's Assignment
* |
| Applicant's Legal Status |
Legal Entity
* |
| * | |
| * | |
| * | |
| * | |
| * | |
| Entry into National Phase under |
Chapter I
* |
| Patent Delivery |
Send the Letters Patent by Courier
* |
| Translation |
|
* The data is based on automatic recognition. Please verify and amend if necessary.
** IP-Coster compiles data from publicly available sources. If this data includes your personal information, you can contact us to request its removal.
Quotation for National Phase entry
| Country | Stages | Total | |
|---|---|---|---|
| China | Filing, Examination, Granting | 1982 | |
| EPO | Filing, Examination, Granting | 15208 | |
| Japan | Filing, Examination, Granting | 2339 | |
| South Korea | Filing, Examination, Granting | 2436 | |
| USA | Filing, Examination, Granting | 4940 |
Total:
26,905
Contact Us
Abstract[English]
An array substrate is provided. The array substrate includes a first reset signal network (LP1). The first reset signal network includes a plurality of first reset signal lines (VINT1) and a plurality of first loops (LP1) interconnected together. A respective first loop (LP1) of the plurality of first loops (LP1) is connected to two adjacent first reset signal lines (VINT1) of the plurality of first reset signal lines (VINT1), respectively. A respective first reset signal line (VINT1) of the plurality of first reset signal lines (VINT1) is connected to two first loops (LP1), respectively. The two first loops (LP1) are in two adjacent rows of subpixels, respectively.[French]
L'invention propose un substrat matriciel. Le substrat matriciel comprend un premier réseau de signaux de réinitialisation (LP1). Le premier réseau de signaux de réinitialisation comprend une pluralité de premières lignes de signal de réinitialisation (VINT1) et une pluralité de premières boucles (LP1) interconnectées. Une première boucle (LP1) respective de la pluralité de premières boucles (LP1) est connectée à deux premières lignes de signal de réinitialisation (VINT1) adjacentes de la pluralité de premières lignes de signal de réinitialisation (VINT1), respectivement. Une première ligne de signal de réinitialisation (VINT1) respective de la pluralité de premières lignes de signal de réinitialisation (VINT1) est connectée à deux premières boucles (LP1), respectivement. Les deux premières boucles (LP1) se situent respectivement dans deux rangées adjacentes de sous-pixels.