WO2024192916 - METHODS, SYSTEMS, AND APPARATUS FOR RATELESS POLAR CODING AND LOW-COMPLEXITY DECODING
National phase entry:
Publication Number
WO/2024/192916
Publication Date
26.09.2024
International Application No.
PCT/CN2023/103893
International Filing Date
29.06.2023
Title **
[English]
METHODS, SYSTEMS, AND APPARATUS FOR RATELESS POLAR CODING AND LOW-COMPLEXITY DECODING
[French]
PROCÉDÉS, SYSTÈMES ET APPAREIL DE CODAGE POLAIRE SANS DÉBIT ET DE DÉCODAGE À FAIBLE COMPLEXITÉ
Applicants **
HUAWEI TECHNOLOGIES CO., LTD.
Huawei Administration Building, Bantian, Longgang District
Shenzhen, Guangdong 518129, CN
Inventors
ZHANG, Huazi
Suite 400, 303 Terry Fox Drive
Kanata, Ontario 231, CA
WANG, Jun
Huawei Administration Building, Bantian, Longgang District
Shenzhen, Guangdong 518129, CN
TONG, Wen
Suite 400, 303 Terry Fox Drive
Kanata, Ontario 231, CA
Priority Data
63/454,067
23.03.2023
US
PCT/CN2023/083350
23.03.2023
CN
PCT/CN2023/083345
23.03.2023
CN
PCT/CN2023/083348
23.03.2023
CN
63/454,066
23.03.2023
US
63/454,068
23.03.2023
US
Application details
| Total Number of Claims/PCT | * |
| Number of Independent Claims | * |
| Number of Priorities | * |
| Number of Multi-Dependent Claims | * |
| Number of Drawings | * |
| Pages for Publication | * |
| Number of Pages with Drawings | * |
| Pages of Specification | * |
| * | |
| * | |
International Searching Authority |
CNIPA
* |
| Applicant's Legal Status |
Legal Entity
* |
| * | |
| * | |
| * | |
| * | |
| Entry into National Phase under |
Chapter I
* |
| Translation |
|
Recalculate
* The data is based on automatic recognition. Please verify and amend if necessary.
** IP-Coster compiles data from publicly available sources. If this data includes your personal information, you can contact us to request its removal.
Quotation for National Phase entry
| Country | Stages | Total | |
|---|---|---|---|
| China | Filing | 4001 | |
| EPO | Filing, Examination | 36852 | |
| Japan | Filing | 531 | |
| South Korea | Filing | 738 | |
| USA | Filing, Examination | 19335 |
Total: 61457 USD
The term for entry into the National Phase has expired. This quotation is for informational purposes only
Abstract[English]
A reduced number of interleaved encoded bits is obtained by encoding input bits by a polar code and interleaving a subset of the encoded bits obtained by the encoding. The polar code comprises a number of bit indices for placing bit values before encoding, including a first set of bit indices for placing values of the input bits and a second set of bit indices for placing a predetermined bit value. The first set of bit indices comprises a first subset of bit indices and a second subset of bit indices. The subset of the encoded bits corresponds to the second subset of the bit indices, and is for reducing the number of the encoded bits. An input bit value placed on both a first bit index in the first subset and a second bit index in the second subset, and the second bit index is based on the interleaving.[French]
Un nombre réduit de bits codés entrelacés est obtenu par codage de bits d'entrée par un code polaire et entrelacement d'un sous-ensemble des bits codés obtenus par le codage. Le code polaire comprend un certain nombre d'indices de bit pour placer des valeurs de bit avant le codage, comprenant un premier ensemble d'indices de bit pour placer des valeurs des bits d'entrée et un second ensemble d'indices de bit pour placer une valeur de bit prédéterminée. Le premier ensemble d'indices de bit comprend un premier sous-ensemble d'indices de bit et un second sous-ensemble d'indices de bit. Le sous-ensemble des bits codés correspond au second sous-ensemble des indices de bit et est destiné à réduire le nombre de bits codés. Une valeur de bit d'entrée est placée à la fois sur un premier indice de bit dans le premier sous-ensemble et un second indice de bit dans le second sous-ensemble, et le second indice de bit est basé sur l'entrelacement.