WO2023245441 - A METHOD AND DEVICE FOR OPTIMISING STRUCTURAL CHOICES IN LOGIC SYNTHESIS
National phase entry:
Publication Number
WO/2023/245441
Publication Date
28.12.2023
International Application No.
PCT/CN2022/100218
International Filing Date
21.06.2022
Title **
[English]
A METHOD AND DEVICE FOR OPTIMISING STRUCTURAL CHOICES IN LOGIC SYNTHESIS
[French]
PROCÉDÉ ET DISPOSITIF D'OPTIMISATION DE CHOIX STRUCTURELS DANS LA SYNTHÈSE LOGIQUE
Applicants **
HUAWEI TECHNOLOGIES CO., LTD.
Inventors
GROSNIT, Antoine
TANG, Xiaohang
WANG, Ziyan
TUTUNOV, Rasul
CHEN, Lei
LI, Xing
YUAN, Mingxuan
BOU AMMAR, Haitham
Application details
| Total Number of Claims/PCT | * |
| Number of Independent Claims | * |
| Number of Priorities | * |
| Number of Multi-Dependent Claims | * |
| Number of Drawings | * |
| Pages for Publication | * |
| Number of Pages with Drawings | * |
| Pages of Specification | * |
| * | |
| Number of Office Actions | * |
| * | |
International Searching Authority |
CNIPA
* |
| Recordal of a Change of the Applicant's Name/Address |
Change of Applicant's Name and Address
* |
| Type of Assignment |
The Standard Agent's Assignment
* |
| Applicant's Legal Status |
Legal Entity
* |
| * | |
| * | |
| * | |
| * | |
| * | |
| Entry into National Phase under |
Chapter I
* |
| Patent Delivery |
Send the Letters Patent by Courier
* |
| Translation |
|
* The data is based on automatic recognition. Please verify and amend if necessary.
** IP-Coster compiles data from publicly available sources. If this data includes your personal information, you can contact us to request its removal.
Quotation for National Phase entry
| Country | Stages | Total | |
|---|---|---|---|
| China | Filing, Examination, Granting | 1840 | |
| EPO | Filing, Examination, Granting | 14343 | |
| Japan | Filing, Examination, Granting | 2437 | |
| South Korea | Filing, Examination, Granting | 2520 | |
| USA | Filing, Examination, Granting | 4940 |
Total:
26,080
The term for entry into the National Phase has expired. This quotation is for informational purposes only
Contact Us
Abstract[English]
A method of processing nodes of an augmented and-inverter graph, AIG, for representing a Boolean function obtained through a structural choices, dch, operation, the method comprising locking one or more nodes of the AIG such that multiple nodes can be processed in parallel processing operations to identify and merge equivalent nodes.[French]
L'invention concerne un procédé de traitement de nœuds d'un graphe augmenté et inverseur, AIG, pour représenter une fonction booléenne obtenue par l'intermédiaire d'une opération de choix structurels, dch, le procédé comprenant le verrouillage d'un ou plusieurs nœuds de l'AIG de telle sorte que de multiples nœuds puissent être traités dans des opérations de traitement parallèles pour identifier et fusionner des nœuds équivalents.