WO2023123035 - SCAN CIRCUIT, DISPLAY APPARATUS, METHOD OF DRIVING SCAN CIRCUIT

National phase entry:
Publication Number WO/2023/123035
Publication Date 06.07.2023
International Application No. PCT/CN2021/142424
International Filing Date 29.12.2021
Title **
[English] SCAN CIRCUIT, DISPLAY APPARATUS, METHOD OF DRIVING SCAN CIRCUIT
[French] CIRCUIT DE BALAYAGE, APPAREIL D'AFFICHAGE, PROCÉDÉ D'ATTAQUE DE CIRCUIT DE BALAYAGE
Applicants **
BOE TECHNOLOGY GROUP CO., LTD. No.10 Jiuxianqiao Rd., Chaoyang District Beijing 100015, CN
CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD. No.1188 Hezuo Rd., (West Zone), Hi-tech Development Zone Chengdu, Sichuan 611731, CN
Inventors
LIU, Song No.9 Dize Rd., BDA Beijing 100176, CN
BAI, Lu No.9 Dize Rd., BDA Beijing 100176, CN
ZHOU, Yang No.9 Dize Rd., BDA Beijing 100176, CN
ZHANG, Xin No.9 Dize Rd., BDA Beijing 100176, CN
DAI, Junxiu No.9 Dize Rd., BDA Beijing 100176, CN
WEI, Liheng No.9 Dize Rd., BDA Beijing 100176, CN
CHEN, Tianci No.9 Dize Rd., BDA Beijing 100176, CN
CHEN, Jiaxing No.9 Dize Rd., BDA Beijing 100176, CN
front page image
Application details
Total Number of Claims/PCT *
Number of Independent Claims *
Number of Priorities *
Number of Multi-Dependent Claims *
Number of Drawings *
Pages for Publication *
Number of Pages with Drawings *
Pages of Specification *
*
*
International Searching Authority
*
Applicant's Legal Status
*
*
*
*
*
Entry into National Phase under
*
Translation

Recalculate

* The data is based on automatic recognition. Please verify and amend if necessary.

** IP-Coster compiles data from publicly available sources. If this data includes your personal information, you can contact us to request its removal.

Quotation for National Phase entry

Country StagesTotal
China Filing1386
EPO Filing, Examination8896
Japan Filing594
South Korea Filing482
USA Filing, Examination2910
MasterCard Visa

Total: 14268

The term for entry into the National Phase has expired. This quotation is for informational purposes only

Abstract[English] A scan circuit is provided. The scan circuit includes a plurality of stages. A respective stage of the scan circuit includes a first scan unit and a second scan unit configured to provide control signals to different rows of subpixels. Output from the first scan unit is input to the second scan unit through one of M rows of subpixels. M is an integer ≥ 2.[French] L'invention concerne un circuit de balayage. Le circuit de balayage comprend une pluralité d'étages. Un étage respectif du circuit de balayage comprend une première unité de balayage et une seconde unité de balayage conçues pour fournir des signaux de commande à différentes rangées de sous-pixels. La sortie de la première unité de balayage est entrée dans la seconde unité de balayage par l'une de M rangées de sous-pixels. M est un nombre entier ≥ 2.
An unhandled error has occurred. Reload 🗙