WO2024033775 - SYSTEMS AND METHODS FOR LOW POWER STATE MANAGEMENT
National phase entry is expected:
Publication Number
WO/2024/033775
Publication Date
15.02.2024
International Application No.
PCT/IB2023/057944
International Filing Date
06.08.2023
Title **
[English]
SYSTEMS AND METHODS FOR LOW POWER STATE MANAGEMENT
[French]
SYSTÈMES ET PROCÉDÉS DE GESTION D'ÉTAT DE FAIBLE PUISSANCE
Applicants **
NANOGRID LIMITED
Inventors
ESKI, Aliakbar Juzer
GUO, Godwin
RODINGER, Tomas
DYCK, Nathan
Priority Data
63/395,796
06.08.2022
US
Application details
| Total Number of Claims/PCT | * |
| Number of Independent Claims | * |
| Number of Priorities | * |
| Number of Multi-Dependent Claims | * |
| Number of Drawings | * |
| Pages for Publication | * |
| Number of Pages with Drawings | * |
| Pages of Specification | * |
| * | |
| Number of Office Actions | * |
| * | |
International Searching Authority |
CNIPA
* |
| Recordal of a Change of the Applicant's Name/Address |
Change of Applicant's Name and Address
* |
| Type of Assignment |
The Standard Agent's Assignment
* |
| Applicant's Legal Status |
Legal Entity
* |
| * | |
| * | |
| * | |
| * | |
| * | |
| Entry into National Phase under |
Chapter I
* |
| Patent Delivery |
Send the Letters Patent by Courier
* |
| 译文 |
|
* The data is based on automatic recognition. Please verify and amend if necessary.
** IP-Coster compiles data from publicly available sources. If this data includes your personal information, you can contact us to request its removal.
Quotation for National Phase entry
| Country | Stages | Total | |
|---|---|---|---|
| China | Filing, Examination, Granting | 2223 | |
| EPO | Filing, Examination, Granting | 15835 | |
| Japan | Filing, Examination, Granting | 2339 | |
| South Korea | Filing, Examination, Granting | 2529 | |
| USA | Filing, Examination, Granting | 5540 |
Total:
28,466
The term for entry into the National Phase has expired. This quotation is for informational purposes only
Contact Us
Abstract[English]
An approach for managing low power states of modular electronic devices that are interconnected to one another is described. In particular, the approach implements a number of control steps that are utilized to control operation of the modular electronic devices in respect of low-power state "sleep" states and wake states, the control steps adapted to minimize latency associated with waking the modular electronic devices to reduce a perceived latency that may impede a user experience associated with the modular electronic devices.[French]
Une approche pour gérer des états de faible puissance de dispositifs électroniques modulaires qui sont interconnectés les uns aux autres est décrite. En particulier, l'approche met en œuvre un certain nombre d'étapes de commande qui sont utilisées pour commander le fonctionnement des dispositifs électroniques modulaires par rapport à des états de faible puissance "veille" et des états d'éveil, les étapes de commande étant conçues pour réduire au minimum la latence associée au réveil des dispositifs électroniques modulaires pour réduire une latence perçue qui peut empêcher une expérience d'utilisateur associée aux dispositifs électroniques modulaires.