WO2025242492 - LEITERPLATTENSYSTEM
National phase entry is expected:
Publication Number
WO/2025/242492
Publication Date
27.11.2025
International Application No.
PCT/EP2025/063125
International Filing Date
14.05.2025
Title **
[German]
LEITERPLATTENSYSTEM
[English]
PRINTED CIRCUIT BOARD SYSTEM
[French]
SYSTÈME DE CARTE DE CIRCUIT IMPRIMÉ
Applicants **
ROBERT BOSCH GMBH
Inventors
KAAG, Andreas
RIESTER, Werner
Priority Data
102024204756.2
23.05.2024
DE
Application details
| Total Number of Claims/PCT | * |
| Number of Independent Claims | * |
| Number of Priorities | * |
| Number of Multi-Dependent Claims | * |
| Number of Drawings | * |
| Pages for Publication | * |
| Number of Pages with Drawings | * |
| Pages of Specification | * |
| * | |
| Number of Office Actions | * |
| * | |
International Searching Authority |
EPO
* |
| Recordal of a Change of the Applicant's Name/Address |
Change of Applicant's Name and Address
* |
| Type of Assignment |
The Standard Agent's Assignment
* |
| Applicant's Legal Status |
Legal Entity
* |
| * | |
| * | |
| * | |
| * | |
| * | |
| Entry into National Phase under |
Chapter I
* |
| Patent Delivery |
Send the Letters Patent by Courier
* |
| 译文 |
|
* The data is based on automatic recognition. Please verify and amend if necessary.
** IP-Coster compiles data from publicly available sources. If this data includes your personal information, you can contact us to request its removal.
Quotation for National Phase entry
| Country | Stages | Total | |
|---|---|---|---|
| China | Filing, Examination, Granting | 1882 | |
| EPO | Filing, Examination, Granting | 8107 | |
| Japan | Filing, Examination, Granting | 2000 | |
| South Korea | Filing, Examination, Granting | 1754 | |
| USA | Filing, Examination, Granting | 4740 |
Total:
18,483
Contact Us
Abstract[German]
Die vorliegende Erfindung betrifft ein Leiterplattensystem (10), aufweisend: eine erste Leiterplatteneinheit (12), eine zweite Leiterplatteneinheit (14), wobei die erste Leiterplatteneinheit (12) zumindest eine Ausnehmung (16) aufweist, wobei zumindest ein Teil der zweiten Leiterplatteneinheit (14) dazu eingerichtet ist, eine Pressverbindung mit der ersten Literplatteneinheit (12) auszubilden und dazu eingerichtet ist, eine signal- oder energieleitende Verbindung mit der ersten Leiterplatteneinheit (12) auszubilden.[English]
The present invention relates to a printed circuit board system (10), comprising: a first printed circuit board unit (12) and a second printed circuit board unit (14), wherein the first printed circuit board unit (12) has at least one recess (16), wherein at least one part of the second printed circuit board unit (14) is designed to form a press connection to the first printed circuit board unit (12) and is configured to form a signal-conducting or energy-conducting connection to the first printed circuit board unit (12).[French]
La présente invention concerne un système de carte de circuit imprimé (10), comprenant : une première unité de carte de circuit imprimé (12) et une seconde unité de carte de circuit imprimé (14), la première unité de carte de circuit imprimé (12) ayant au moins un évidement (16), au moins une partie de la seconde unité de carte de circuit imprimé (14) étant conçue pour former une connexion par pression à la première unité de carte de circuit imprimé (12) et étant configurée pour former une connexion de conduction de signal ou de conduction d'énergie à la première unité de carte de circuit imprimé (12).