WO2025017498 - CUSTOMIZED HEAT DISSIPATION FROM DIFFERENT TYPES OF INTEGRATED CIRCUIT DIES PACKAGED ON A COMMON SUBSTRATE

National phase entry:
Publication Number WO/2025/017498
Publication Date 23.01.2025
International Application No. PCT/IB2024/056932
International Filing Date 17.07.2024
Title **
[English] CUSTOMIZED HEAT DISSIPATION FROM DIFFERENT TYPES OF INTEGRATED CIRCUIT DIES PACKAGED ON A COMMON SUBSTRATE
[French] DISSIPATION DE CHALEUR PERSONNALISÉE DE DIFFÉRENTS TYPES DE PUCES DE CIRCUIT INTÉGRÉ ENCAPSULÉES SUR UN SUBSTRAT COMMUN
Applicants **
MARVELL ASIA PTE LTD
Inventors
BENES, Carl E.
UPADHYAYA, Meenakshi
DILLON, Joshua F.
KILLORIN, Andrew
TREMBLE, Eric William
SAUTER, Wolfgang
Priority Data
63/527,329   17.07.2023   US
Application details
Total Number of Claims/PCT *
Number of Independent Claims *
Number of Priorities *
Number of Multi-Dependent Claims *
Number of Drawings *
Pages for Publication *
Number of Pages with Drawings *
Pages of Specification *
*
Number of Office Actions *
*
International Searching Authority
*
Recordal of a Change of the Applicant's Name/Address
*
Type of Assignment
*
Applicant's Legal Status
*
*
*
*
*
*
Entry into National Phase under
*
Patent Delivery
*
Translation

* The data is based on automatic recognition. Please verify and amend if necessary.

** IP-Coster compiles data from publicly available sources. If this data includes your personal information, you can contact us to request its removal.

Quotation for National Phase entry

Country StagesTotal
China Filing, Examination, Granting2171
EPO Filing, Examination, Granting10688
Japan Filing, Examination, Granting2315
South Korea Filing, Examination, Granting2366
USA Filing, Examination, Granting4740
MasterCard Visa
Total: 22,280

The term for entry into the National Phase has expired. This quotation is for informational purposes only

Contact Us
Abstract[English] An electronic device (11, 21, 31) includes: (i) first and second integrated circuit (IC) dies (44, 33) co-located on a surface of a substrate (32) in proximity to each other, (ii) a heat sink (12) disposed on the first and second IC dies, and (iii) a lid (22), which is disposed between the first IC die (44) and the heat sink (12), and the lid (22) is not disposed between the second IC die (33) and the heat sink (12).[French] Dispositif électronique (11, 21, 31) comprenant : (i) des première et seconde puces de circuit intégré (CI) (44, 33) co-situées sur une surface d'un substrat (32) à proximité l'une de l'autre, (ii) un dissipateur thermique (12) disposé sur les première et seconde puces de CI, et (iii) un couvercle (22) qui est disposé entre la première puce de CI (44) et le dissipateur thermique (12) ; le couvercle (22) n'étant pas disposé entre la seconde puce de CI (33) et le dissipateur thermique (12).

Rejoining the server...