WO2026057510 - CHIPLET-ARCHITEKTUR FÜR EIN TECHNISCHES SYSTEM
National phase entry is expected:
Publication Number
WO/2026/057510
Publication Date
19.03.2026
International Application No.
PCT/EP2025/075481
International Filing Date
08.09.2025
Title **
[German]
CHIPLET-ARCHITEKTUR FÜR EIN TECHNISCHES SYSTEM
[English]
CHIPLET ARCHITECTURE FOR A TECHNICAL SYSTEM
[French]
ARCHITECTURE À CHIPLETS POUR UN SYSTÈME TECHNIQUE
Applicants **
ROBERT BOSCH GMBH
Inventors
COUPE, David
SCHAFFERT, Michael
KORNHAAS, Robert
SCHAMM, Thomas
GODBERSEN, Joern-Ole
Priority Data
102024208681.9
12.09.2024
DE
Application details
| Total Number of Claims/PCT | * |
| Number of Independent Claims | * |
| Number of Priorities | * |
| Number of Multi-Dependent Claims | * |
| Number of Drawings | * |
| Pages for Publication | * |
| Number of Pages with Drawings | * |
| Pages of Specification | * |
| * | |
| Number of Office Actions | * |
| * | |
International Searching Authority |
EPO
* |
| Recordal of a Change of the Applicant's Name/Address |
Change of Applicant's Name and Address
* |
| Type of Assignment |
The Standard Agent's Assignment
* |
| Applicant's Legal Status |
Legal Entity
* |
| * | |
| * | |
| * | |
| * | |
| * | |
| Entry into National Phase under |
Chapter I
* |
| Patent Delivery |
Send the Letters Patent by Courier
* |
| Translation |
|
* The data is based on automatic recognition. Please verify and amend if necessary.
** IP-Coster compiles data from publicly available sources. If this data includes your personal information, you can contact us to request its removal.
Quotation for National Phase entry
| Country | Stages | Total | |
|---|---|---|---|
| China | Filing, Examination, Granting | 1882 | |
| EPO | Filing, Examination, Granting | 8131 | |
| Japan | Filing, Examination, Granting | 1944 | |
| South Korea | Filing, Examination, Granting | 1623 | |
| USA | Filing, Examination, Granting | 4740 |
Total:
18,320
Contact Us
Abstract[German]
Die Erfindung betrifft eine Chiplet-Architektur (2) für ein technisches System (1), umfassend die folgenden Chiplets (3): - ein Steuereinheit für ein System-Management (4) des technischen Systems (1), - ein Hardware-Beschleuniger für Applikationen unter Verwendung von künstlicher Intelligenz (5), - eine zentrale Verarbeitungseinheit für Applikationen (6) des technischen Systems (1), - eine interne grafische Verarbeitungseinheit (7), und - einen Arbeitsspeicher (8).[English]
The invention relates to a chiplet architecture (2) for a technical system (1), comprising the following chiplets (3): - a system management controller (4) of the technical system (1), - an artificial intelligence hardware accelerator (5) for applications, - a central processing unit (6) for applications of the technical system (1), - an internal graphical processing unit (7), and - a working memory (8).[French]
L'invention concerne une architecture à chiplets (2) conçue pour un système technique (1), comprenant les chiplets (3) suivants : une unité de commande pour une gestion système (4) du système technique (1), un accélérateur matériel pour des applications utilisant l'intelligence artificielle (5), une unité de traitement centrale pour des applications (6) du système technique (1), une unité de traitement graphique interne (7), et une mémoire vive (8).