WO2023070647 - SCAN CIRCUIT AND DISPLAY APPARATUS
National phase entry:
Publication Number
WO/2023/070647
Publication Date
04.05.2023
International Application No.
PCT/CN2021/127843
International Filing Date
01.11.2021
Title **
[English]
SCAN CIRCUIT AND DISPLAY APPARATUS
[French]
CIRCUIT DE BALAYAGE ET APPAREIL D'AFFICHAGE
Applicants **
BOE TECHNOLOGY GROUP CO., LTD.
CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.
Inventors
HUANG, Yao
LI, Meng
CHENG, Tianyi
KIM, Doyoung
MA, Long
Application details
| Total Number of Claims/PCT | * |
| Number of Independent Claims | * |
| Number of Priorities | * |
| Number of Multi-Dependent Claims | * |
| Number of Drawings | * |
| Pages for Publication | * |
| Number of Pages with Drawings | * |
| Pages of Specification | * |
| * | |
| Number of Office Actions | * |
| * | |
International Searching Authority |
CNIPA
* |
| Recordal of a Change of the Applicant's Name/Address |
Change of Applicant's Name and Address
* |
| Type of Assignment |
The Standard Agent's Assignment
* |
| Applicant's Legal Status |
Legal Entity
* |
| * | |
| * | |
| * | |
| * | |
| * | |
| Entry into National Phase under |
Chapter I
* |
| Patent Delivery |
Send the Letters Patent by Courier
* |
| Translation |
|
* The data is based on automatic recognition. Please verify and amend if necessary.
** IP-Coster compiles data from publicly available sources. If this data includes your personal information, you can contact us to request its removal.
Quotation for National Phase entry
| Country | Stages | Total | |
|---|---|---|---|
| China | Filing, Examination, Granting | 2115 | |
| EPO | Filing, Examination, Granting | 16237 | |
| Japan | Filing, Examination, Granting | 2389 | |
| South Korea | Filing, Examination, Granting | 2480 | |
| USA | Filing, Examination, Granting | 5140 |
Total:
28,361
The term for entry into the National Phase has expired. This quotation is for informational purposes only
Contact Us
Abstract[English]
A scan circuit and a display apparatus. The scan circuit includes a plurality of stages. A respective stage of the scan circuit includes a second processing subcircuit (PSC2), which includes a first capacitor (C1), a sixth transistor (T6), and a seventh transistor (T7). The respective stage of the scan circuit further includes a sixth connecting line (Cln6) connecting a first electrode (S7) of the seventh transistor (T7), a second electrode (D6) of the sixth transistor (T6), and a second capacitor electrode (Ce1-2) of the first capacitor (C1) together. The sixth connecting line (Cln6) crosses over both the first capacitor electrode (Ce1-1) and the second capacitor electrode (Ce1-2) of the first capacitor (C1).[French]
La présente invention concerne un circuit de balayage et un appareil d'affichage. Le circuit de balayage comprend une pluralité d'étages. Un étage respectif du circuit de balayage comprend un deuxième sous-circuit de traitement (PSC2) qui comprend un premier condensateur (C1), un sixième transistor (T6) et un septième transistor (T7). L'étage respectif du circuit de balayage comprend en outre une sixième ligne de connexion (Cln6) qui connecte ensemble une première électrode (S7) du septième transistor (T7), une deuxième électrode (D6) du sixième transistor (T6) et une deuxième électrode de condensateur (Ce1-2) du premier condensateur (C1). La sixième ligne de connexion (Cln6) passe par-dessus la première électrode de condensateur (Ce1-1) et la deuxième électrode de condensateur (Ce1-2) du premier condensateur (C1).